

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/804,397	03/19/2004	Sun-Jay Chang	TSM03-0695	7350
43859	7590 10/06/2005		EXAM	INER
SLATER & MATSIL, L.L.P.			TRINH, MICHAEL MANH	
DALLAS, TX	ON ROAD, SUITE 1000		ART UNIT	PAPER NUMBER
,			2822	

DATE MAILED: 10/06/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		EV
	Applicant(s)	
	CHANG ET AL.	
	Art Unit	
	2822	
ith the c	correspondence address	
IONTH(CATION reply be tim		
BANDONE	the mailing date of this communication. D (35 U.S.C. § 133). f, may reduce any	
-	osecution as to the merits is 53 O.G. 213.	
	Examiner.	
	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).	
	Action or form PTO-152.	
119(a)	-(d) or (f).	
. ,	•••	
nnlicatio	on No	
	on No d in this National Stage	
receive	d.	

Application No. 10/804,397 Office Action Summary Examiner Michael Trinh -- The MAILING DATE of this communication appears on the cover sheet w **Period for Reply** A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 M WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNIC Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MON Failure to reply within the set or extended period for reply will, by statute, cause the application to become Al Any reply received by the Office later than three months after the mailing date of this communication, even if earned patent term adjustment. See 37 CFR 1.704(b). **Status** 1) Responsive to communication(s) filed on 19 March 2004. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matt closed in accordance with the practice under Ex parte Quayle, 1935 C.D **Disposition of Claims** 4) Claim(s) <u>1-20</u> is/are pending in the application. 4a) Of the above claim(s) _____ is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) ____ are subject to restriction and/or election requirement. **Application Papers** 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on ____ is/are: a) accepted or b) objected to Applicant may not request that any objection to the drawing(s) be held in abevan Replacement drawing sheet(s) including the correction is required if the drawing 11) The oath or declaration is objected to by the Examiner. Note the attached Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in A 3. Copies of the certified copies of the priority documents have been application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date. _ 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 5) Notice of Informal Patent Application (PTO-152) Paper No(s)/Mail Date 3-19-2004. 6) Other: U.S. Patent and Trademark Office

Art Unit: 2822

DETAILED ACTION

*** This office action is in response to filling of the application on March 19, 2004. Claims 1-20 are pending.

** Claims 1 and 19 are objected to for typographical error as "the second etch stop layer", and should be --the etch stop layer--.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

5. Claims 1,4-12,15-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jung et al (6,335,279) taken with Peng (6,004,851) and Fulford (5,847,428).

Re claim 1, Jung teaches (at Figs 3C-3M; col 6, line 15 through col 9) a method for forming a semiconductor device comprising at least the steps of: providing a substrate having a gate electrode 116 formed thereon (Figs 3D; col 6, lines 41-49); performing a first ion implant to form region 122a-122b wherein the gate electrode 116 acts as a mask (Fig 3E, col 6, lines 50-60); forming a first spacer 124 on the substrate adjacent to the gate electrode (Fig 3F, col 6, line 61 through col 7); forming an etch stop layer 126 on the substrate (Fig 3G; col 7, lines 13-25); forming a sacrificial spacer 132 on the [second] etch stop layer 126 on the substrate adjacent to the first spacer 124 (Fig 3I; col 7, lines 13-48); performing a second ion implant

Art Unit: 2822

wherein the sacrificial spacer and the first spacer acts as a mask; and removing the sacrificial spacer 132 (Fig 3J, col 8, lines 1-8). Re claim 12, Jung teaches (at Figs 3C-3M; col 6, line 15 through col 9) a method for forming a semiconductor device comprising at least the steps of: providing a substrate having a gate electrode 116 and a shallow trench isolation (STI) 104 formed thereon (Figs 3D; col 6, lines 41-49; lines 8-15); forming a lightly doped drain 122a-122b in the substrate adjacent to the gate electrode 116 (Fig 3E, col 6, lines 50-60); forming a first spacer 124 on the substrate adjacent to the gate electrode (Fig 3F, col 6, line 61 through col 7); forming an etch stop layer 126 on the substrate 100 and over the STI 104 (Fig 3G; col 7, lines 13-25); forming a sacrificial spacer 132 on the [second] etch stop layer 126 adjacent to the first spacer 124, the etch stop layer 126 preventing damage to the STI (Fig 3I, col 7, lines 13-48,44-48); performing a second ion implant wherein the sacrificial spacer and the first spacer acts as a mask; and removing the sacrificial spacer 132 (Fig 3J, col 8, lines 1-8). Re claim 4, wherein the etch stop layer 126 covers a shallow trench isolation 104 (Fig 3G; col 7, lines 13-25; and Fig 3D; col 6, lines 41-49; lines 8-15). Re claim 6, wherein the first spacer comprises a silicon nitride (col 6, line 64 through col 7, line 25). Re claims 7,19, wherein the etch stop layer 126 is an oxide (col 7, lines 13-19). Re claims 8-9,16,18, wherein the sacrificial spacer 132/128 comprises a silicon nitride (Si3N4) (col 7, lines 19-55), and performing an anisotropic dry etch back (col 9, lines 15-20; col 7, lines 25-36; col 1, lines 45-54). Re claims 10,20, wherein the etch stop layer 126 is an oxide formed by chemical vapor deposition techniques (col 7, lines 15-19). Re claims 11,17, wherein removing the sacrificial layer 132 is performed by an etch process using a solution of phosphoric acid (col 8, lines 1-8).

Re claims 1 and 12, Jung lacks performing a third ion implant wherein the first spacer acts as a mask; and re claims 5,15, performing a third ion implant before forming a second ion implant.

However, Peng teaches (from Fig 2e to 2h) after removing the sacrificial spacer 22a (Fig 2e, col 4, lines 25-35), performing a third ion implant to form a doped region 25 with the first spacer 21b as a mask (Fig 2h; col 4, lines 39-49). Fulford teaches (at Figs 13-15) after removing the sacrificial spacer 160, performing a third ion implant 182 to form a doped region with the first spacer 136 as a mask (Figs 15,14; col 9, line 66 through col 10, line 67), after forming second ion implantation 170. Re claim 5, Fulford also alternatively teaches (at Figs 8-

Application/Control Number: 10/804,397 Page 4

Art Unit: 2822

12) performing a third ion implant 140 to form a doped region (Fig 8; col 8, lines 30-67) before forming a second ion implant 164 (Fig 12; col 9 lines 1-30).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the semiconductor device of Jung by performing a third ion implant wherein the first spacer acts as a mask, after removing the sacrificial spacer, as taught by Peng and Fulford, by performing a third ion implanting either before or after the second ion implanting as further taught by Fulford. This is because of the desirability to form an enhanced lightly doped region so as to reduce reverse junction leakage current and further suppress hot carrier effects, wherein the lightly doped region can be formed in the substrate by implanting ions into the substrate, as alternative, either before or after the second ion implanting.

5. Claims 2-3,13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jung et al (6,335,279) taken with Bu et al (6,812,073).

Jung teaches (at Figs 3C-3M; col 6, line 15 through col 9) a method for forming a semiconductor device, as applied to claims 1,4-12,15-20 above.

Jung already teaches etching to form the first spacer 124 (Figs 3F-3M), but lacks forming a dielectric liner acts as an etch stop (claims 2,13), wherein exposed portions of the dielectric liner are removed after forming the first spacer (claims 3,14).

However, Bu teaches (at Figs 1B-1C) forming the first spacer 30 and forming a dielectric liner 28 (Fig 1B) on the substrate, and etching a spacer layer to form the first spacer 30 wherein the dielectric liner 30 acts as an etch stop (col 4, lines 17-27; col 3, line 58 through col 4, lines 54).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to form the semiconductor device of Jung by further forming a dielectric liner on the substrate and acting an etch stop during etching to form the first spacer, as taught by Bu. This is because of the desirability to protect the underlying layers, and to prevent significant effect and damage to other layers during etching to form the first spacer.

Application/Control Number: 10/804,397 Page 5

Art Unit: 2822

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael M. Trinh whose telephone number is (571) 272-1847. The examiner can normally be reached on M-F: 8:30 Am to 5:00 Pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number is (571) 273-8300.

Any inquiry of a general nature or relating to the status of this application should be directed to the receptionist whose telephone number is (703) 308-0956. Oacs-18

Michael Trinh
Primary Examiner